


FIG. 2








FIG. 4



The state of the s



ment person than the many person to the company of the company of

FIG. 6






FIG. 7












FIG. 10










FIG. 14




FIG. 15(a)




FIG. 15(c)




FIG. 15(b)





FIG. 15(d)



PAD		BIT	ACTION MODE	
	BP2	STRUCTURE	DDR	SYNCHRONOUS
Vdd	Vdd	×32Bit	0	
Vdd	Vss	×32Bit		0
Vss	Vdd	×64Bit	0	
Vss	Vss	×64Bit		0
	BP1 Vdd Vdd Vss	BP1 BP2 Vdd Vdd Vdd Vss Vss Vdd	BP1 BP2 STRUCTURE Vdd Vdd ×32Bit Vdd Vss ×32Bit Vss Vdd ×64Bit	BP1 BP2 STRUCTURE DDR Vdd Vdd ×32Bit O Vdd Vss ×32Bit — Vss Vdd ×64Bit O




FIG. 18(a)




FIG. 18(b)






FIG. 19









FIG. 22









FIG. 24







N


22 / 51


















was the case of the control of the case of


trad il il icali il

27 / 51



D D Person

28 / 51



the state and 15.

29 / 51




FIG. 38




FIG. 39




FIG. 40





FIG. 41






FIG. 43




FIG. 44(a)




FIG. 44(b)







FIG. 44(c)


















N O

. |-|-



SWITCH A-

SWITCH B-

.⊑

RATIO OF DRIVERABILITY	×	×2	×3	×4	×5	
On/Off OF EACH RATIO OF TRANSISTOR (A/B/C) DRIVERABILITY	"01/0ff"	"Off/On/Off"	"Off/Off/On"	"On/Off/On"	"Off/On/On"	

FIG. 47






FIG. 48(a)




BP(Vdd) 2
BP(A) 2
BP(B) 2
BP(C) 2
BP(Vss) 2



VARIABLE VOLTAGE AMPLITUDE CIRCUIT FOR I/O BUFFER

FIG. 50



INTERNAL POWER SUPPLY STEP DOWN CIRCUIT

VOLTAGE LEVEL AT "1"	VOLTAGE LEVEL AT "A/B/C"	"On/Off" OF SWITCH "a/b/c"	VOLTAGE LEVEL AT "VCL-out"
"NO INPUT"	"High/Low/Low"	"On/Off/Off"	"vddq"
"High"	"Low/High/Low"	"Off/On/Off"	"vddq1"
"Low"	"Low/Low/High"	"Off/Off/On"	"vddq2"

FIG. 52




FIG. 53(a)




FIG. 53(b)





FIG. 53(c)










FIG. 55






tend II 8 find B

45 / 51

FIG. 57





I/O DRIVER CIRCUIT FOR DEFINITION OF DRIVERABILITY

FIG. 58


W/L RATIO OF MP1 AND MP2	W/L RATIO OF MN1 AND MN2	SLEW RATE
5/1	5/2	×1 (I/O DRIVER CIRCUIT A)
5/2	5/4	×2 (I/O DRIVER CIRCUIT B)
5/3	5/6	×3 (I/O DRIVER CIRCUIT C)


THE BIGGER THE SLEW RATE IS THE SMOOTHER THE WAVE FORM.





47 / 51





BP(DQ3) ----

FIG. 60(b)







FIG. 60(c)






VARIABLE SLEW RATE CIRCUIT

FIG. 62(a)



SLEW RATE CONTROL SWITCH CIRCUIT

FIG. 62(b)



SLEW RATE CONTROL SWITCH CIRCUIT

LOGIC DIAGRAM FOR LOGIC CIRCUIT (TABLE)

VOLTAGE LEVEL OF "1"	VOLTAGE LEVEL AT "A/B/C"	"On/Off" OF SWITCH "a/b/c"	SLEW RATE
"NO INPUT"	"High/Low/Low"	"On/Off/Off"	×1 (I/O DRIVER CIRCUIT A)
"High"	"Low/High/Low"	"Off/On/Off"	×2 (I/O DRIVER CIRCUIT B)
"Low"	"Low/Low/High"	"Off/Off/On"	×3 (I/O DRIVER CIRCUIT C)

THE BIGGER THE SLEW RATE IS THE SMOOTHER THE WAVE FORM.

FIG. 64(a)




FIG. 64(b)




FIG. 64(c)

